




## N-Channel 60-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $r_{DS(on)}$  provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe DFN3x3-8PP saves board space
- Fast switching speed
- High performance trench technology

PRODUCT SUMMARY		
V <sub>DS</sub> (V)	r <sub>DS(on)</sub> m(Ω)	I <sub>D</sub> (A)
60	22 @ V <sub>GS</sub> = 10V	11
	26 @ V <sub>GS</sub> = 4.5V	10



### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>GS</sub>	±20	
Continuous Drain Current <sup>a</sup>	I <sub>D</sub>	±11	A
		±8	
Pulsed Drain Current <sup>b</sup>	I <sub>DM</sub>	±75	
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	16	A
Power Dissipation <sup>a</sup>	P <sub>D</sub>	3.5	W
		2	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Case <sup>a</sup>	R <sub>θJC</sub>	25	°C/W
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>θJA</sub>	50	°C/W

Notes



- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

SPECIFICATIONS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
<b>Static</b>						
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA
		$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			25	
On-State Drain Current <sup>A</sup>	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			A
Drain-Source On-Resistance <sup>A</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$			22	mΩ
		$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$			26	
Forward Tranconductance <sup>A</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 10 \text{ A}$		40		S
Diode Forward Voltage	$V_{SD}$	$I_S = 2.3 \text{ A}, V_{GS} = 0 \text{ V}$		0.7		V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		28		nC
Gate-Source Charge	$Q_{gs}$			13		
Gate-Drain Charge	$Q_{gd}$			6		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 25 \text{ V}, R_L = 25 \Omega, I_D = 1 \text{ A}, V_{GEN} = 10 \text{ V}$		6		nS
Rise Time	$t_r$			2		
Turn-Off Delay Time	$t_{d(off)}$			24		
Fall-Time	$t_f$			2		

## Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

## Package Information



DIM.	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.700	0.80	0.900	0.0276	0.0315	0.0354
AL	0.00	---	0.05	0.000	---	0.002
b	0.24	0.30	0.35	0.009	0.012	0.014
c	0.10	0.152	0.25	0.004	0.006	0.010
D	3.00 BSC			0.118 BSC		
D1	2.35 BSC			0.093 BSC		
E	3.20 BSC			0.126 BSC		
E1	3.00 BSC			0.118 BSC		
E2	1.75 BSC			0.069 BSC		
E3	0.575 BSC			0.023 BSC		
e	0.65 BSC			0.026 BSC		
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
LL	0	---	0.100	0	---	0.004
E1	0 <sup>*</sup>	10 <sup>*</sup>	12 <sup>*</sup>	0 <sup>*</sup>	10 <sup>*</sup>	12 <sup>*</sup>