


Dual P-Channel 30-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize High Cell Density process. Low $r_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are PWMDC-DC converters, power management in portable and battery-powered products such as computers, printers, battery charger, telecommunication power system, and telephones power system.

- Low $r_{DS(on)}$ Provides Higher Efficiency and Extends Battery Life
- Miniature SO-8 Surface Mount Package Saves Board Space
- High power and current handling capability
- Extended VGS range (± 25) for battery pack applications



PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-30	0.021 @ $V_{GS} = -10V$	-7.8
	0.035 @ $V_{GS} = -4.5V$	-6.0

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 25	
Continuous Drain Current ^a	$T_A = 25^\circ\text{C}$	I_D	-7.8	A
	$T_A = 70^\circ\text{C}$		-6.2	
Pulsed Drain Current ^b		I_{DM}	± 30	
Continuous Source Current (Diode Conduction) ^a		I_S	-1.7	A
Power Dissipation ^a	$T_A = 25^\circ\text{C}$	P_D	2.0	W
	$T_A = 70^\circ\text{C}$		1.3	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Maximum	Units
Maximum Junction-to-Ambient ^a	$t \leq 10 \text{ sec}$	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
	Steady-State		110	$^\circ\text{C/W}$

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
Static						
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250 uA	-1		-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24 V, V _{GS} = 0 V			-1	uA
		V _{DS} = -24 V, V _{GS} = 0 V, T _J = 55°C			-5	
On-State Drain Current ^A	I _{D(on)}	V _{DS} = -5 V, V _{GS} = -10 V	-40			A
Drain-Source On-Resistance ^A	r _{DS(on)}	V _{GS} = -10 V, I _D = -7.8 A		19	21	mΩ
		V _{GS} = -4.5 V, I _D = -6.0 A		28	35	
Forward Tranconductance ^A	g _{fs}	V _{DS} = -10 V, I _D = -7.8 A		22		S
Diode Forward Voltage	V _{SD}	I _S = 1.7 A, V _{GS} = 0 V		-0.7	-1.2	V
Dynamic ^b						
Total Gate Charge	Q _g	V _{DS} = -15 V, V _{GS} = -5 V, I _D = -7.8 A		15		nC
Gate-Source Charge	Q _{gs}			5.2		
Gate-Drain Charge	Q _{gd}			5.8		
Turn-On Delay Time	t _{d(on)}	V _{DD} = -15 V, R _L = 6 Ω , ID = -1 A, VGEN = -10 V		15		nS
Rise Time	t _r			12		
Turn-Off Delay Time	t _{d(off)}			62		
Fall-Time	t _f			46		

Notes

- Pulse test: $PW \leq 300 \mu\text{s}$ duty cycle $\leq 2\%$.
- Guaranteed by design, not subject to production testing.

Typical Electrical Characteristics (P-Channel)




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature

Typical Electrical Characteristics (P-Channel)




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation

Normalized Thermal Transient Junction to Ambient






Figure 11. Transient Thermal Response Curve

Package Information

SO-8: 8LEAD



Dim	MILLIMETERS		INCHES	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A ₁	0.10	0.20	0.004	0.008
B	0.35	0.51	0.014	0.020
C	0.19	0.25	0.0075	0.010
D	4.80	5.00	0.189	0.196
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.020
L	0.50	0.93	0.020	0.037
q	0°	8°	0°	8°

