



## N-Channel 60V (D-S) MOSFET

These miniature surface mount MOSFETs utilize High Cell Density process. Low  $r_{DS(on)}$  assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are power switch, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $r_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Low Gate Charge
- Fast Switch
- Miniature TSOP-6 Surface Mount Package Saves Board Space

### PRODUCT SUMMARY

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
60	0.092 @ $V_{GS} = 10\text{ V}$	3.4
	0.107 @ $V_{GS} = 4.5\text{ V}$	3.1



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		$V_{DS}$	60	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	
Continuous Drain Current <sup>a</sup>	$T_A = 25^\circ\text{C}$	$I_D$	3.4	A
	$T_A = 70^\circ\text{C}$		2.7	
Pulsed Drain Current <sup>b</sup>		$I_{DM}$	$\pm 15$	
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	1.7	A
Power Dissipation <sup>a</sup>	$T_A = 25^\circ\text{C}$	$P_D$	2.0	W
	$T_A = 70^\circ\text{C}$		1.3	
Operating Junction and Storage Temperature Range		$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### THERMAL RESISTANCE RATINGS

Parameter		Symbol	Maximum	Units
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 5\text{ sec}$	$R_{THJA}$	62.5	$^\circ\text{C/W}$
	Steady-State		110	

#### Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

**SPECIFICATIONS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**

Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
Static						
Gate-Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 uA	1.0			V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V			1	uA
		V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C			50	
On-State Drain Current <sup>A</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V	10			A
Drain-Source On-Resistance <sup>A</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.4 A			92	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3.1 A			107	
Forward Tranconductance <sup>A</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 4.5 V, I <sub>D</sub> = 3.4 A		8		S
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> = 1.7 A, V <sub>GS</sub> = 0 V		1.10		V
Dynamic <sup>b</sup>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 5 V, I <sub>D</sub> = 3.4 A		3.6		nC
Gate-Source Charge	Q <sub>gs</sub>			1.8		
Gate-Drain Charge	Q <sub>gd</sub>			1.3		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 30 V, R <sub>L</sub> = 30 Ω, I <sub>D</sub> = 1 A, V <sub>GEN</sub> = 10 V		10		ns
Rise Time	t <sub>r</sub>			10		
Turn-Off Delay Time	t <sub>d(off)</sub>			20		
Fall-Time	t <sub>f</sub>			10		

## Notes

- Pulse test:  $PW \leq 300\mu\text{s}$  duty cycle  $\leq 2\%$ .
- Guaranteed by design, not subject to production testing.