





## N-Channel 40V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $r_{DS(on)}$  provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe TSOP-6 saves board space
- Fast switching speed
- High performance trench technology

### PRODUCT SUMMARY

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
40	0.032 @ $V_{GS} = 10$ V	6.3
	0.044 @ $V_{GS} = 4.5$ V	5.4



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current <sup>a</sup>	$I_D$	6.3	A
		5.1	
Pulsed Drain Current <sup>b</sup>	$I_{DM}$	$\pm 30$	
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.7	A
Power Dissipation <sup>a</sup>	$P_D$	2.0	W
		1.3	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient <sup>a</sup>	$R_{THJA}$	62.5	$^\circ\text{C}/\text{W}$
		110	

#### Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature



<b>SPECIFICATIONS (<math>T_A = 25^\circ\text{C}</math> UNLESS OTHERWISE NOTED)</b>					
<b>Parameter</b>	<b>Symbol</b>	<b>Test Conditions</b>	<b>Limits</b>		
			<b>Min</b>	<b>Typ</b>	<b>Max</b>
<b>Static</b>					
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.0		
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$		1	$\mu\text{A}$
		$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		10	
On-State Drain Current <sup>A</sup>	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	30		
Drain-Source On-Resistance <sup>A</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}$		32	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 5.4 \text{ A}$		44	
Forward Tranconductance <sup>A</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 6.3 \text{ A}$		45	
Diode Forward Voltage	$V_{SD}$	$I_S = 1.7 \text{ A}, V_{GS} = 0 \text{ V}$		0.80	
<b>Dynamic<sup>b</sup></b>					
Total Gate Charge	$Q_g$	$V_{DS} = 15 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 6.3 \text{ A}$		4.7	$\text{nC}$
Gate-Source Charge	$Q_{gs}$			1.7	
Gate-Drain Charge	$Q_{gd}$			1.4	
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 15 \text{ V}, R_L = 15 \Omega, I_D = 1 \text{ A}, V_{GEN} = 10 \text{ V}$		16	$\text{ns}$
Rise Time	$t_r$			5	
Turn-Off Delay Time	$t_{d(\text{off})}$			23	
Fall-Time	$t_f$			3	

## Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

## Package Information

### TSOP-6: 6LEAD



Dim	MILLIMETERS			INCHES		
	Min	Nom	Max	Min	Nom	Max
<b>A</b>	0.91	—	1.10	0.036	—	0.043
<b>A<sub>1</sub></b>	0.01	—	0.10	0.0004	—	0.004
<b>A<sub>2</sub></b>	0.84	—	1.00	0.033	0.038	0.039
<b>b</b>	0.30	0.32	0.45	0.012	0.013	0.018
<b>c</b>	0.10	0.15	0.20	0.004	0.006	0.008
<b>D</b>	2.95	3.05	3.10	0.116	0.120	0.122
<b>E</b>	2.70	2.85	2.98	0.106	0.112	0.117
<b>E<sub>1</sub></b>	1.55	1.65	1.70	0.061	0.065	0.067
<b>e</b>	1.00 BSC			0.0394 BSC		
<b>L</b>	0.35	—	0.50	0.014	—	0.020
<b>L<sub>1</sub></b>	0.60 Ref			0.024 Ref		
<b>L<sub>2</sub></b>	0.25 BSC			0.010 BSC		
<b>R</b>	0.10	—	—	0.004	—	—
<b>θ</b>	0°	4°	8°	0°	4°	8°
<b>θ<sub>1</sub></b>	7° Nom			7° Nom		