



P-Channel 100-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low $r_{DS(on)}$ provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe DPAK saves board space
- Fast switching speed
- High performance trench technology



PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ m(Ω)	I_D (A)
-100	80 @ $V_{GS} = -10V$	25
	100 @ $V_{GS} = -4.5V$	19

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ^a	I_D	25	A
Pulsed Drain Current ^b	I_{DM}	± 40	
Continuous Source Current (Diode Conduction) ^a	I_S	-15	A
Power Dissipation ^a	P_D	50	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ C$

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient ^a	$R_{\theta JA}$	50	$^\circ C/W$
Maximum Junction-to-Case	$R_{\theta JC}$	3.0	$^\circ C/W$

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

SPECIFICATIONS (T _A = 25°C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
Static						
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250 uA	-1			
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -80 V, V _{GS} = 0 V			-1	uA
		V _{DS} = -80 V, V _{GS} = 0 V, T _J = 55°C			-10	
On-State Drain Current ^A	I _{D(on)}	V _{DS} = -5 V, V _{GS} = -10 V	-20			A
Drain-Source On-Resistance ^A	r _{DS(on)}	V _{GS} = -10 V, I _D = -1 A			80	mΩ
		V _{GS} = -4.5 V, I _D = -1 A			100	
Forward Tranconductance ^A	g _{fs}	V _{DS} = -15 V, I _D = -1 A		8		S
Diode Forward Voltage	V _{SD}	I _S = -1 A, V _{GS} = 0 V		-0.7		V
Dynamic ^b						
Total Gate Charge	Q _g	V _{DS} = -30 V, V _{GS} = -4.5 V, I _D = -1 A		50		nC
Gate-Source Charge	Q _{gs}			8		
Gate-Drain Charge	Q _{gd}			17		
Turn-On Delay Time	t _{d(on)}	V _{DD} = -30 V, R _L = 30 Ω , I _D = -1 A , V _{GEN} = -10 V, R _G = 6Ω		12		nS
Rise Time	t _r			33		
Turn-Off Delay Time	t _{d(off)}			61		
Fall-Time	t _f			78		

Notes

- Pulse test: $PW \leq 300\mu\text{s}$ duty cycle $\leq 2\%$.
- Guaranteed by design, not subject to production testing.

Package Information

