




N-Channel 20V (D-S) MOSFET

These miniature surface mount MOSFETs utilize High Cell Density process. Low $r_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are power switch, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low $r_{DS(on)}$ Provides Higher Efficiency and Extends Battery Life
- Low Gate Charge
- Fast Switch
- Miniature SOT-23 Surface Mount Package Saves Board Space

PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
20	0.025 @ $V_{GS} = 4.5$ V	5.9
	0.035 @ $V_{GS} = 2.5$ V	5.0



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	
Continuous Drain Current ^a	I_D	5.9	A
		4.9	
Pulsed Drain Current ^b	I_{DM}	± 20	
Continuous Source Current (Diode Conduction) ^a	I_S	1.6	A
Power Dissipation ^a	P_D	1.3	W
		0.9	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient ^a	R_{THJA}	100	$^\circ\text{C}/\text{W}$
		166	

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature


SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
Static						
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	0.4			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}$, $V_{GS} = \pm 8 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16 \text{ V}$, $V_{GS} = 0 \text{ V}$			1	uA
		$V_{DS} = 16 \text{ V}$, $V_{GS} = 0 \text{ V}$, $T_J = 55^\circ\text{C}$			10	
On-State Drain Current ^A	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}$, $V_{GS} = 4.5 \text{ V}$	10			A
Drain-Source On-Resistance ^A	$r_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}$, $I_D = 5.9 \text{ A}$			25	$\text{m}\Omega$
		$V_{GS} = 2.5 \text{ V}$, $I_D = 5.0 \text{ A}$			35	
Forward Transconductance ^A	g_{fs}	$V_{DS} = 10 \text{ V}$, $I_D = 5.9 \text{ A}$		11.3		S
Diode Forward Voltage	V_{SD}	$I_S = 1.6 \text{ A}$, $V_{GS} = 0 \text{ V}$		0.75		V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 10 \text{ V}$, $V_{GS} = 4.5 \text{ V}$, $I_D = 5.9 \text{ A}$		13.4		nC
Gate-Source Charge	Q_{gs}			0.9		
Gate-Drain Charge	Q_{gd}			2.0		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10 \text{ V}$, $R_L = 15 \Omega$, $I_D = 1 \text{ A}$, $V_{GEN} = 4.5 \text{ V}$		8		ns
Rise Time	t_r			24		
Turn-Off Delay Time	$t_{d(off)}$			35		
Fall-Time	t_f			10		

Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Package Information



DIM.	MILLIMETERS		
	MIN	NOM	MAX
A	0.935	0.95	1.10
A1	0.01	---	0.10
A2	0.85	0.90	0.925
b	0.30	0.40	0.50
c	0.10	0.15	0.25
D	2.70	2.90	3.10
E	2.60	2.80	3.00
E1	1.40	1.60	1.80
e	0.95	BSC	
e1	1.90	BSC	
L	0.30	0.40	0.60
L1	0.60REF		
L2	0.25BSC		
R	0.10	---	---
θ	0°	4°	8°
θ_1	7°NOM		

