

N-Channel 150-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.



- Low $r_{DS(on)}$ provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe DPAK saves board space
- Fast switching speed
- High performance trench technology



PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ m(Ω)	I_D (A)
150	200 @ $V_{GS} = 10V$	21
	225 @ $V_{GS} = 5.5V$	20

TO-263



Top View

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	150	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ^a	I_D	21	A
Pulsed Drain Current ^b	I_{DM}	72	
Continuous Source Current (Diode Conduction) ^a	I_S	20	A
Power Dissipation ^a	P_D	125	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ C$

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient ^a	$R_{\theta JA}$	62.5	$^\circ C/W$
Maximum Junction-to-Case	$R_{\theta JC}$	1	$^\circ C/W$

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

MI20N15-250B

SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
Static						
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.0			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 120 \text{ V}, V_{GS} = 0 \text{ V}$		1		uA
		$V_{DS} = 120 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			25	
On-State Drain Current ^A	$I_{D(\text{on})}$	$V_{DS} = 5.5 \text{ V}, V_{GS} = 10 \text{ V}$	20			A
Drain-Source On-Resistance ^A	$r_{DS(on)}$	$V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$			200	mΩ
		$V_{GS} = 5.5 \text{ V}, I_D = 2 \text{ A}$			225	
Forward Tranconductance ^A	g_{fs}	$V_{DS} = 40 \text{ V}, I_D = 2 \text{ A}$		4.4		S
Diode Forward Voltage	V_{SD}	$I_S = 2 \text{ A}, V_{GS} = 0 \text{ V}$		1.1		V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$		16		nC
Gate-Source Charge	Q_{gs}			3		
Gate-Drain Charge	Q_{gd}			9		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 100 \text{ V}, R_L = 25 \Omega, I_D = 9 \text{ A}, V_{GEN} = 10 \text{ V}$		11		nS
Rise Time	t_r			34		
Turn-Off Delay Time	$t_{d(off)}$			45		
Fall-Time	t_f			77		

Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.