




-30V_{DS}/±20V_{GS} P-Channel Enhancement Mode MOSFET
Features

- $V_{DS}=-30V, I_D=-60A$
- $R_{DS(ON)}=9m\Omega$ (TYP.) $V_{GS}=-10V$
- Reliable and Rugged
- Avalanche Rated
- Low On-Resistance
- High Current Capability

PDFN5060

Applications

- Load Switch
- Power management in portable/desktop PCs
- DC/DC conversion

Ordering Information

Device	package	Device Marking	Package Qty.
FKBA3115	PDFN5*6	**	5000/PCS

Absolute Maximum Ratings ($T_C=25^\circ C$, unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage ($V_{GS}=0V$)	V_{DS}	-30	V
Gate-Source Voltage ($V_{GS}=0V$, static)	V_{GS}	±20	V
Continuous Drain Current ($T_C=25^\circ C$)	I_D	-60	A
Continuous Drain Current ($T_C=100^\circ C$)		-33	A
Pulsed Drain Current	I_{DM}	-180	A
Avalanche Energy, Single Pulsed	E_{AS}	81	mJ
Maximum Power Dissipation ($T_C=25^\circ C$)	P_D	30	W
Operating, Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ C$

Electrical Characteristics

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-30V, V_{GS}=0V$	-	-	-1	μA
Gate -Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.0	-	-2.2	V
Drain-Source On-stage Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-1A$	-	6	10	m Ω
		$V_{GS}=-4.5V, I_D=-1A$	-	8	15	

Thermal Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	-	-	-	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	-	55	-	$^\circ C/W$

Dynamic Characteristics

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C_{iss}	$V_{DS}=-15V$ $V_{GS}=0V$ $f=1MHz$	-	2690	-	pF
Output capacitance	C_{oss}		-	495	-	
Reverse transfer capacitance	C_{rss}		-	360	-	
Gate Resistance	R_g	$f=1MHz$	-	-	-	Ω
Total Gate Charge	Q_g	$V_{DS}=-15V$ $V_{GS}=-10V$ $I_D=-15A$	-	45	-	nC
Gate Source Charge	Q_{gs}		-	6.2	-	
Gate Drain Charge	Q_{gd}		-	13.5	-	
Turn-on delay Time	$t_{d(on)}$	$V_{GS}=-10V$ $V_{DS}=-15V$ $R_L=1\Omega$ $R_G=3\Omega$	-	11	-	ns
Rise time	t_r		-	9.5	-	
Turn-off delay Time	$t_{d(off)}$		-	24	-	
Fall time	t_f		-	12	-	
Body Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_{SD}=-1A$	-	-0.75	-1.2	V
Reverse Recovery Time	t_{rr}	$V_{GS}=0V, I_{SD}=-15A$ $d_i/d_t=100A/\mu s$	-	-	-	ns
Reverse Recovery Charge	Q_{rr}		-	-	-	nC

Electrical Characteristics Diagrams











Figure 5. On-Resistance vs. Gate-Source Voltage

Figure 6. Body-Diode Characteristics

Figure 7. Gate-Charge Characteristics

Figure 8. Capacitance Characteristics

Figure 9. Maximum Forward Biased Safe Operating Area

Figure 10. Single Pulse Power Rating Junction-to-Ambient


< Copyright >

All the Patent, Copyright and IP contained in this document belong to HAMOS, shall not be reproduced, copied, or used in other ways without permission.